text-only page produced automatically by Usablenet Assistive Skip all navigation and go to page content Skip top navigation and go to directorate navigation Skip top navigation and go to page navigation
National Science Foundation
Awards
design element
Search Awards
Recent Awards
Presidential and Honorary Awards
About Awards
Grant Policy Manual
Grant General Conditions
Cooperative Agreement Conditions
Special Conditions
Federal Demonstration Partnership
Policy Office Website



Award Abstract #1337854

MRI: Development of a Testbed for Side Channel Analysis and Security Evaluation (TeSCASE)

NSF Org: CNS
Division Of Computer and Network Systems
divider line
Initial Amendment Date: September 20, 2013
divider line
Latest Amendment Date: June 6, 2014
divider line
Award Number: 1337854
divider line
Award Instrument: Standard Grant
divider line
Program Manager: Rita V. Rodriguez
CNS Division Of Computer and Network Systems
CSE Direct For Computer & Info Scie & Enginr
divider line
Start Date: October 1, 2013
divider line
End Date: September 30, 2016 (Estimated)
divider line
Awarded Amount to Date: $524,000.00
divider line
Investigator(s): Yunsi Fei yfei@ece.neu.edu (Principal Investigator)
David Kaeli (Co-Principal Investigator)
Miriam Leeser (Co-Principal Investigator)
divider line
Sponsor: Northeastern University
360 HUNTINGTON AVE
BOSTON, MA 02115-5005 (617)373-2508
divider line
NSF Program(s): MAJOR RESEARCH INSTRUMENTATION,
SPECIAL PROJECTS - CISE
divider line
Program Reference Code(s): 1189, 1714, 9251
divider line
Program Element Code(s): 1189, 1714

ABSTRACT

Proposal #: 13-37854

PI(s): Fei, Yunsi; Kaeli, David R.; Leeser, Miriam E.

Institution: Northeastern University

Title: MRI/Dev.: A Testbed for Side Channel Analysis and Security Evaluation (TeSCASE)

Project Proposed:

This project, developing a common free testbed, called TeSCASE, for side-channel analysis and security evaluation of cryptosystems, targets research and development in hardware security. The instrument under development, consisting of two platforms for hardware and software, fulfills the following objectives:

- Holistic testbed: For side-channel leakage acquisition, TeSCASE provides both hardware measurement setup on real systems and a set of tools and methodologies for evaluating system specifications at different levels. (Most existing tools target hardware and not the design.)

- Comprehensive attack library: The development includes various attacks (power analysis, timing-based, electro-magnetic emanation, and fault analysis) to evaluate the vulnerability/resilience of a target system.

- General compatibility: TeSCASE includes measuring interfaces for different devices and consequently can be adapted in diverse application domains.

- Open source: Facilitating research proliferation, the instrument results will be made open to the public.

Analyzing side-channel information and exploiting it in side-channel attacks is expected to contribute in the understanding of the design, implementation, and new countermeasures. The work facilitates research on developing provable (side-channel analysis) SCA-resilient cryptographic systems that could lead to discoveries and inventions in multiple aspects of hardware security, fundamental side-channel analysis modeling, effective countermeasures, leakage-resilient cryptography, and fields products in security evaluation. This work develops an open holistic testbed for analyzing a system?s side-channel leakage and hardware security. While the testbed hardware platform services various side-channel leakage acquisitions, the software platform controls the hardware interface, simulates designs at different levels, estimates side-channel leakage, analyzes the leaked information, and evaluates hardware security with multiple metrics. The side channel analysis library provides a suite of known side-channel attacks and countermeasures.

Broader Impacts:

This development project could lead to the formulation of test metrics and evaluation standards. TeSCASE can be incorporated into the design process opening opportunities for exploring security countermeasures early in the design process. In addition to the contribution in research, the instrument might aid the semiconductor business and the government. On the educational side, a new graduate level course and an undergraduate-level lab should raise awareness of the need for security in the design and implementation of computing systems, consequently enabling the training of students with adequate hardware security knowledge and skills. TrustHub and cybersecurity competitions will help to disseminate the results. TeSCASE will be evaluated with selected applications on realistic devices and systems. Furthermore, the project seeks women and minority groups.


PUBLICATIONS PRODUCED AS A RESULT OF THIS RESEARCH

Note:  When clicking on a Digital Object Identifier (DOI) number, you will be taken to an external site maintained by the publisher. Some full text articles may not yet be available without a charge during the embargo (administrative interval).

Some links on this page may take you to non-federal websites. Their policies may differ from this site.


A. A. Ding, L. Zhang, Y.Fei, and P. Luo. "A statistical model for higher order DPA on masked devices," ePrint IACR, 2014. 

 

Please report errors in award information by writing to: awardsearch@nsf.gov.

 

 

Print this page
Back to Top of page
  FUNDING   AWARDS   DISCOVERIES   NEWS   PUBLICATIONS   STATISTICS   ABOUT NSF   FASTLANE  
Research.gov  |  USA.gov  |  National Science Board  |  Recovery Act  |  Budget and Performance  |  Annual Financial Report
Web Policies and Important Links  |  Privacy  |  FOIA  |  NO FEAR Act  |  Inspector General  |  Webmaster Contact  |  Site Map
National Science Foundation Logo
The National Science Foundation, 4201 Wilson Boulevard, Arlington, Virginia 22230, USA
Tel: (703) 292-5111, FIRS: (800) 877-8339 | TDD: (800) 281-8749
  Text Only Version