Skip to main content
Email Print Share

Foundations of Computing Processes and Artifacts  (CPA)


This program has been archived.

CONTACTS
Name Email Phone Room
Sankar  Basu sabasu@nsf.gov (703) 292-8910  1106 N  
Sol  Greenspan sgreensp@nsf.gov (703) 292-8910  1108 N  
Lawrence  Rosenblum lrosenbl@nsf.gov (703) 292-8910  1115 N  


PROGRAM GUIDELINES

Solicitation  05-576

Important Information for Proposers

ATTENTION: Proposers using the Collaborators and Other Affiliations template for more than 10 senior project personnel will encounter proposal print preview issues. Please see the Collaborators and Other Affiliations Information website for updated guidance.

A revised version of the NSF Proposal & Award Policies & Procedures Guide (PAPPG) (NSF 17-1), is effective for proposals submitted, or due, on or after January 30, 2017. Please be advised that, depending on the specified due date, the guidelines contained in NSF 17-1 may apply to proposals submitted in response to this funding opportunity.


DUE DATES

Archived


SYNOPSIS

The Foundations of Computing Processes and Artifacts (CPA) cluster supports research and education projects to advance formalisms and methodologies pertaining to the artifacts and processes for building computing and communication systems. Computational artifacts range from formalisms, models, theories and languages to hardware/software architectures, technology components and a variety of physical manifestations of implementations. Proposals submitted in response to this solicitation will address the nature of such artifacts and the computational processes they perform, as well as the artifacts and processes involved in specifying, designing, building and using them.

Areas of interest include: topics in software engineering such as software design methodologies, tools for software testing, analysis, synthesis, and verification; semantics, design, and implementation of programming languages; software systems and tools for reliable and high performance computing; computer architectures including memory and I/O subsystems, micro-architectural techniques, and application-specific architectures; system-on-a-chip; performance metrics and evaluation tools; VLSI electronic design and pertinent analysis, synthesis and simulation algorithms; architecture and design for mixed media or future media (e.g., MEMs and nanotechnology); computer graphics and visualization techniques.

What Has Been Funded (Recent Awards Made Through This Program, with Abstracts)

Map of Recent Awards Made Through This Program

News