In October 2018, NSF implemented the Domain-based Message Authentication, Reporting & Conformance (DMARC) email changes required by the Department of Homeland Security (DHS) to improve email security. Some email routing practices (such as auto-forwarding to personal email accounts and sending messages through third-party providers) may cause messages to be flagged as potentially fraudulent by DMARC security checks and blocked. If your email is auto-forwarded to another account, such as a personal email account, you may not receive emails from NSF in that forwarded account. More information about DMARC and email delivery from NSF.
Division of Computing and Communication Foundations
NSF/Intel Partnership on Foundational Microarchitecture Research (FoMR)
|Yuanyuan Yangemail@example.com||(703) 292-8910|
Important Information for Proposers
A revised version of the NSF Proposal & Award Policies & Procedures Guide (PAPPG) (NSF 19-1), is effective for proposals submitted, or due, on or after February 25, 2019. Please be advised that, depending on the specified due date, the guidelines contained in NSF 19-1 may apply to proposals submitted in response to this funding opportunity.
Full Proposal Window
November 15, 2019 - November 20, 2019
The confluence of transistor scaling, increases in the number of architecture designs per process generation, the slowing of clock frequency growth, and recent success in research exploiting thread-level parallelism (TLP) and data-level parallelism (DLP) all point to an increasing opportunity for innovative microarchitecture techniques and methodologies in delivering performance growth in the future.
The NSF/Intel Partnership on Foundational Microarchitecture Research will support transformative microarchitecture research targeting improvements in instructions per cycle (IPC). This solicitation seeks microarchitecture technique innovations beyond simplistic, incremental scaling of existing microarchitectural structures. Specifically, FoMR seeks to advance research that has the following characteristics: (1) high IPC techniques ranging from microarchitecture to code generation; (2) “microarchitecture turbo” techniques that marshal chip resources and system memory bandwidth to accelerate sequential or single-threaded programs; and (3) techniques to support efficient compiler code generation. Advances in these areas promise to provide significant performance improvements that continue the trends characterized by Moore’s Law.